System Reset (with built-in watchdog timer)

Monolithic IC MM1096

Outline

This IC functions in a variety of CPU systems and other logic systems to generate a reset signal and reset the system accurately during momentary interruption or lowering of power supply voltage.

It also has a built-in watchdog timer for operation diagnosis. This prevents the system from running wild by generating an intermittent reset pulse during system mis-operation.

Features

1. Built-in watchdog timer

2. Low minimum operating voltage

130µA typ.

3. Low operating limit voltage

Vcc=0.8V

4. Watchdog stop function (RCT pin)

5. Long clock monitoring time

TPR (POWER ON): Two (clock monitoring)=1:5

6. Few external parts

Package

DIP-8B (MM1096AD, MM1096BD)


SOP-8C (MM1096AF, MM1096BF)

SIP-8A (MM1096AS, MM1096BS)

Applications


- 1. Reset circuits in microcomputers, CPUs and MPUs
- 2. Logic circuit reset circuits
- 3. Microcomputer system monitoring, etc.

Pin Assignment



DIP-8B/SOP-8C (TOP VIEW)

1	TC
2	NC
3	CK
4	GND
5	Vcc
6	RCT
7	Vs
8	RESET



1	TC
2	NC
3	CK
4	GND
5	Vcc
6	RCT
7	Vs
8	RESET

Pin Description

Pin No.	Pin name	Function								
		Twd, Twr, Tpr variable pins.	T_{PR} (ms) = 500×C _T (μ F)							
1	TC	(Twd, Twr and Tpr times are determined	Two (ms) = $2500 \times C_T$ (μ F)							
		by the external capacitor.)	Twr (ms) = $100 \times C_T$ (μ F)							
2	N.C									
3	CK	Clock input pin, inputs clock from logic system								
4	GND	GND pin								
5	Vcc	Voltage detection MM1096A→3.2V, MM1096B→4.2V								
6	RCT	Watchdog timer stop pin Operation modes : Operation → OPEN, Stop → connect to GND								
7	Vs	Detection voltage variable pin								
8	RESET	Reset output pin (low output)								

Absolute Maximum Ratings

Item	Symbol	Rating	Units
Power supply voltage	Vcc max.	-0.3~+10	V
CK pin input voltage	Vck	-0.3~Vcc+0.3 (≤+10)	V
Vs pin input voltage	Vvs $-0.3 \sim Vcc + 0.3 \ (\le +10)$		V
Voltage applied to RCT pin	Vrct	-0.3~Vcc+0.3 (≤ +10)	V
Voltage applied to RESET pin	Voh	-0.3~Vcc+0.3 (≤+10)	V
Allowable loss	Pd	300	mW
Storage temperature	Tstg	-40~+125	$^{\circ}\! \mathbb{C}$

Recommended Operating Conditions

Item	Symbol	Rating	Units
Power supply voltage	Vcc	+2.2~+7.0	V
RESET sync current	Iol	0~1.0	mA
Clock monitoring time setting	Twd	0.1~1000	ms
Clock rise and fall times	trc, trc	<100	μs
TC pin capacitance	Ст	0.0002~2	μF
Operating temperature	Тор	-25~+75	$^{\circ}$ C

Electrical Characteristics (DC) (Except where noted otherwise, MM1096A: Vcc=3.6V, Ta=25°C, MM1096B: Vcc=5.0V)

Item		Symbol	Measurement conditions	Min.	Тур.	Мах.	Units
Consumption current	MM1096A		Description of the description of the second		100	150	-11 Λ
Consumption current	MM1096B	Icc	During watchdog timer operation		130	195	μA
MM1096A		Vsl	Va ODEN Vas	3.10	3.20	3.30	
Detection valtage	MM1096B	VSL	Vs=OPEN, Vcc	4.05	4.20	4.35	V
Detection voltage	MM1096A	Vsh	Va ODEN Vaa	3.15	3.25	3.35	V
	MM1096B	VSH	Vs=OPEN, Vcc	4.15	4.30	4.45	
Detection voltage temper	rature coefficient	Vs/⊿T			±0.01		%/°C
Hyatarasia valtaga	MM1096A		Was Van Van		50	100	mV
Hysteresis voltage	MM1096B	V _{HYS}	Vsh-Vsl, Vcc		100	150	111 V
CK input thre	CK input threshold			0.8	1.2	2	V
CK input ou	CK input current		A: Vck=3.6V, B: Vck=5.0V		0	1	-1.Λ
CK input cu	irrent	IIL	Vck=0V	-12	-6	-2	μA
Output voltage	MM1096A	Voh	$I \overline{\text{RESET}} = 1 \mu A$	3.0	3.4		V
(High)	MM1096B	VOH	Vs=OPEN	4.0	4.5		V
Output voltos	Vol.		I RESET =0.5mA, Vs=0V		0.2	0.4	V
Output voltage (Low)		Vol2	I RESET =1.0mA, Vs=0V		0.3	0.5	V
R output sync current		Iol	V RESET =1.0V, Vs=0V	1	2		mA
C⊤ charge current		Іст1	V _{TC} =1.0V during watchdog timer operation	-0.28	-0.48	-0.96	μA
		Іст2	V _{TC} =1.0V during power ON reset operation	-1.60	-2.40	-4.80	μA
Minimum operating power supply voltage to ensure RESET		Vccl	V = 0.4V $I = 0.1mA$		0.8	1.0	V

Electrical Characteristics (DC) (Except where noted otherwise, MM1096A: Vcc=3.6V, Ta=25°C, MM1096B: Vcc=5.0V) (Except where noted otherwise, resistance unit is Ω)

Ite	Item Sy		Measurement conditions	Min.	Тур.	Max.	Units
Vcc input	TPI		Vcc 3.6V 2.8V	8			μs
pulse width			Vcc 4.0V	8			μο
CK input p	ulse width	Тскw	CK or	3			μs
CK inpu	ıt cycle	Тск		20			μs
Watchdog timer monitoring time *1		Twd	C _T =0.02µF	25	50	75	ms
Reset time for watchdog timer *2		Twr	C _T =0.02µF	1	2	3	ms
Reset hole		Tpr	C _T =0.02μF, Vcc	5	10	15	ms
Output delay time from Vcc *4		TPD	RESET pin, RL=10k, CL=20pF		2	10	μs
Output rise time *5 tr RESET pin, RL=10k, CL=20pF		RESET pin, RL=10k, CL=20pF		2.0	4.0	μs	
Output fa	II time *5	tr	RESET pin, RL=10k, CL=20pF		0.2	1.0	μs


Notes:

- *1 Monitoring time is the time from the last pulse (negative edge) of the timer clear clock pulse until reset pulse output. In other words, reset output is output if a clock pulse is not input during this time.
- *2 Reset time means reset pulse width. However, this does not apply to power ON reset.
- *3 Reset hold time is the time from when Vcc exceeds detection voltage (VsH) during power ON reset until reset release (RESET output high).
- *4 Output delay time is the time from when power supply voltage drops below detection voltage (VsL) until reset (RESET output low).
- *5 Voltage range when measuring output rise and fall is 10~90%.
- *6 Watchdog timer monitoring time (TwD), watchdog timer reset time (TwR) and reset hold time (TPR) during power supply rise can be changed by varying C⊤ capacitance. The times are expressed by the following formulae.


TPR (ms) = 500 \times CT (μ F) TWD (ms) = 2500 \times CT (μ F) TWR (ms) = 100 \times CT (μ F) Example : When CT=0.02 μ F TPR = 10ms TWD = 50ms TWR = 2ms

Measuring Circuits

Measuring Circuit 1 (DC)



Measuring Circuit 2 (AC)




Measuring Circuit 1 SW & Power Supply Table

Item	Symbol	SW1	SW2	SW3	SW4	SW5	SW6	Vcc	V ck	V cT	RESET	VM, IM	Notes
Consumption current	Icc	OFF	OFF	OFF	ON	ON	A	3.6V	3.6V	0V		Icc	
Detection voltage	Vsl	OFF	OFF	ON	ON	ON	A	3.6V→3V	0V	2V		Vo1, CRT1	
Detection voltage	VsH	OFF	OFF	ON	ON	ON	A	3V→3.6V	0V	2V		Vo1, CRT1	
CK input threshold	V_{TH}	OFF	OFF	OFF	ON	ON	A	3.6V	0V→3V	1V		Іск, Уск	
CK input augrent	Iп	OFF	OFF	OFF	ON	ON	A	3.6V	3.6V	0V		Іск	
CK input current	IIL	OFF	OFF	OFF	ON	ON	A	3.6V	0V	0V		Іск	
Output voltage (High)	Voh	ON	OFF	ON	ON	ON	A	3.6V	3.6V	2V	-1μA	Vo1	
Output voltage (Low)	Vol1	ON	ON	ON	ON	ON	A	3.6V	3.6V	2V	0.5mA	Vo1	
Output voltage (Low)	Vol2	ON	ON	ON	ON	ON	A	3.6V	3.6V	2V	1.0mA	Vo1	
Output sink current	Iol1	OFF	ON	ON	ON	ON	В	3.6V	3.6V	2V		Io1	Vo=1V
Ст charge current 1	Ітс1	OFF	OFF	OFF	ON	OFF	A	3.6V		1V		ITC	
Ст charge current 2	Ітс2	OFF	OFF	OFF	ON	OFF	A	3.6V		IV		ITC	
Minimum operating power	Vccl	ON	OFF	ON	ON	ON	A	0V→2V	0V	0V		Voi, Vcc	
supply voltage to ensure RESET		UN	OFF	UN	ON	UN	A	UV -2V	UV	UV		v 01, v CC	

Measuring Circuit 2 SW & Power Supply Table

Item	Symbol	SW1	SW2	Vcca	Vcc	Vcka	V ск	CRT	Notes
Vcc input pulse width		С	В	3.6V- T1 2.8V	_	1.4VT2	_	CRT1 CRT2	T1=8µs
CK input pulse width	Тскw	A	В		3.6V	1.4V — T2 — T2 Or T2	_	CRT1 CRT2	T2=3μs
CK input cycle	Тск	A	В	-	3.6V	1.4V — T2 T3	-	CRT1 CRT2	T3=20μs
Watchdog timer monitoring time	Two	A	A	-	3.6V	-	3.6V	CRT1 CRT2	
Reset time for watchdog timer	Twr	A	A	-	3.6V	-	3.6V	CRT1 CRT2	
Reset hold time for power supply rise	TPR	В→А	A	-	3.6V	-	3.6V	CRT1 CRT2	
Output delay time from Vcc	Трр	С	A	3.6V	_	-	0V	CRT1	
Output rise time	TR	A	A	_	3.6V	-	3.6V	CRT1	
Output fall time	TF	A	A	_	3.6V	-	3.6V	CRT1	

Block Diagram




	RA	Rв
MM1096A	≃305k	≃ 195k
MM1096B	≃350k	≃ 150k

Note 1: $C_P=0.1\mu F$ approx.

Note 2: C ≥ 1000pF

Note 3: The watchdog timer can be stopped by connecting the RCT pin to GND. Then it functions as a voltage detection circuit.)

Timing Chart



Description of Operation

- 1. RESET goes low when Vcc rises to approximately 0.8V.

 Approximately 1µA (Vcc=0.8V) of pull up current is output from RESET
- 2. Capacitor C_T charging starts when Vcc rises to VsH (MM1096A ≒ 3.25V, MM1096B ≒ 4.3V). Output is in reset state at this time.
- 3. Output reset is released (RESET goes high) after a certain time (TPR), from when CT starts charging until discharge (the time from when CT voltage reaches a certain threshold value 1 (≒ 1.4V) until CT voltage drops to a certain threshold value 2 (≒ 0.2V).

Reset hold time: TPR is as follows.

TPR (ms) $= 500 \times CT (\mu F)$

C⊤ charging starts again after reset release, and watchdog timer operation begins.

Clock input to the CK pin during C[⊤] charging will cause mis-operation.

- 4. If a clock is input (negative edge trigger) to the CK pin during C_T charging, C switches from charging to discharge.
- 5. Discharge switches to charging when C_T voltage drops to a certain threshold value (≒ 0.2V). Steps 4 and 5 are repeated while a normal clock is input from the logic system.
- 6. Output goes to reset state (RESET goes low) when the clock ceases and C_T voltage reaches reset ON threshold value (≒ 1.4V).

The formula for C_T charging time (T_{WD} : watchdog timer monitoring time) until reset is output is as follows. T_{WD} (ms) $= 2500 \times C_T$ (µF)

7. Watchdog timer reset time TwR is the discharge time until C_T voltage drops to reset OFF threshold value (≒ 0.2V). The formula is as follows.

Twr (ms) $= 100 \times C_T (\mu F)$

After reset OFF threshold value is reached, output reset is released and C_T starts charging. Thereafter, steps 4 and 5 are repeated if a normal clock is input, and when the clock ceases, 6 and 7 are repeated.

- 8. Reset is output when Vcc drops to VsL (MM1096A ≒ 3.2V, MM1096B ≒ 4.2V). C⊤ is charged simultaneously.
- 9. CT charging starts when Vcc rises to Vsh.
 - When Vcc drops momentarily, C_T charging begins after the charge is first discharged, if the time from Vcc dropping below VsL until it rises to VsH is longer than the Vcc input pulse width standard value TPI.
- 10.Output reset is released after Vcc goes above VsH and after TpR, and the watchdog timer starts. Thereafter, 8~10 are repeated when Vcc goes below VsL.
- 11. When power is OFF, reset is output if Vcc goes below Vsl.
- 12. When Vcc drops to 0V, reset output is held until Vcc reaches 0.8V.